

### Designing Combinational Logic Circuits

### Combinational vs. Sequential Logic



#### Combinational

Sequential

Output = f(In)

**Output** = f(In, Previous In)

# Transistor Sizing a Complex CMOS Gate



# Fan-In Considerations





Distributed RC model (Elmore delay), assuming all NMOS devices of equal size

 $t_{pHL} = 0.69 R_{eqn}(C_1 + 2C_2 + 3C_3 + 4C_L)$ 

Propagation delay deteriorates rapidly as a function of fan-in – quadratically in the worst case.

 $t_{pHL} = 0.69 \left[ R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3 + (R_1 + R_2 + R_3 + R_4) C_L \right]$ 

### t<sub>p</sub> of CMOS NAND as a Function of Fan-In

(Assuming a fixed fan out of one inverter)



# t<sub>p</sub> as a Function of Fan-Out



All gates have the same drive current.

Slope is a function of "driving strength"

### **Static Complementary CMOS**

Pull-up network (PUN) and pull-down network (PDN)



PUN and PDN are dual logic networks

One and only one of the networks is conducting in steady state

#### **Threshold Drops**

 $\begin{array}{cccc} \mathsf{PUN} & & \bigvee_{\mathsf{DD}} & & & \bigvee_{\mathsf{DD}} & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ \end{array}$ 



#### **Threshold Drops**

PUN  $V_{DD}$   $V_{DD}$ 



## NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high



NMOS Transistors pass a "strong" 0 but a "weak" 1

## **PMOS Transistors** in Series/Parallel Connection

PMOS switch closes when switch control input is low



PMOS Transistors pass a "strong" 1 but a "weak" 0

### **Construction of PDN**

NMOS devices in series implement a NAND function



NMOS devices in parallel implement a NOR function



### **Dual PUN and PDN**

#### PUN and PDN are dual networks

 $\lambda$  DeMorgan's theorems

 $\overline{A + B} = \overline{A} \bullet \overline{B}$  $\overline{A \bullet B} = \overline{A} + \overline{B}$ 

- $\lambda\,$  a parallel connection of transistors in the PUN corresponds to a series connection of the PDN
- Complementary gate is naturally inverting (NAND, NOR, XNOR)
- Number of transistors for an N-input logic gate is 2N

# Complementary CMOS Logic Style

• PUN is the <u>DUAL</u> of PDN (can be shown using DeMorgan's Theorem's)

$$\overline{\overline{A} + B} = \overline{\overline{A}}\overline{\overline{B}}$$
$$\overline{\overline{A}}\overline{\overline{B}} = \overline{\overline{A}} + \overline{\overline{B}}$$

• The complementary gate is inverting



AND = NAND + INV

### **CMOS NAND**



A	В	F
0	0	1
0	1	1
1	0	1
1	1	0







А	В	F
0	0	1
0	1	0
1	0	0
1	1	0



#### **Complex CMOS Gate**



### **Complex CMOS Gate**

